Advanced Computing

JSR-94-130

December 1996

DIC GUALITY INSPIRED

JESON MIRE

19970307 059



ADVANCED COMPUTING

W. Dally

W. Press

A. Despain

T. Prince

J. Goodman

P. Weinberger

J. Kimble

R. Westervelt

D. Nelson

JSR-94-130

DECEMBER 1996

The Mitre Corporation JASON Program Office 1820 Dolley Madison Blvd McLean, VA 22102-3481 (703) 883-6997

Advanced Computing

REPORT DOCUMENTATION PAGE

Form Approved OMB No. 0704-0168

Public reporting burden for this collection of in gathering and maintaining the data needed, and collection of information, including suggestions Davis Highway, Suite 1204, Arlington, VA 22	completing and reviewing the collection of	adquarters Services, Directorate for Info ent and Budget. Paperwork Reduction	w instructions, searc hing existing data sources, this burden estimate or any other aspect of this ormation Operations and Reports, 1215 Jefferson or Project (0704-0188), Washington, DC 20503.
1. AGENCY USE ONLY (Leave blank)	2. REPORT DATE December 1996	3. REPORT TYPE AND	
4. TITLE AND SUBTITLE			S. FUNDING NUMBERS
Advanced Computing			13-958534-04
 AUTHOR(S) W. Dally, A. Despain, J. T. Prince, P. Weinberger 	, R. Westervelt	Nelson, W. Press,	8. PERFORMING ORGANIZATION
7. PERFORMING ORGANIZATION NA	ME(S) AND ADDRESS(ES)		REPORT NUMBER
The MITRE Corporation JASON Program Office 1820 Dolley Madison Bly McLean, Virginia 22102	vd		JSR-94-130
9. SPONSORING/MONITORING AGE	NCY NAME(S) AND ADDRESS(ES		10. SPONSORING/MONITORING
			AGENCY REPORT NUMBER
Advanced Research Pro 3701 North Fairfax Driv Arlington, Va. 22203-17	e		JSR-94-130
11. SUPPLEMENTARY NOTES			
ļ		_	
12a. DISTRIBUTION/AVAILABILITY	STATEMENT		12b. DISTRIBUTION CODE
Approved for public r	elease; distribution unlir	nited.	Distribution Statement A
13. ABSTRACT (Maximum 200 words)			
The task of the study w construction of advance	as to examine technical i d computers ona twenty	ssues associated with year time frame.	the design and
Focus was on two topics architecture.	s: superconducting and	"single electron" logic	e, and advanced
			TO MUNICIPAL OF BASES
14. SUBJECT TERMS			15. NUMBER OF PAGES
single electron, advanc	ed architecture		16. PRICE CODE
		19. SECURITY CLASSIFICATION	20. LIMITATION OF ABSTRACT
17. SECURITY CLASSIFICATION OF REPORT	18. SECURITY CLASSIFICATION OF THIS PAGE	OF ABSTRACT	
Unclassified	Unclassified	Unclassified	SAR

Table of Contents

Section	Page
Introduction	-
Superconducting and Single Electronics	13
Conclusions: Superconducting and Single Electronics	47
Advanced Architecture	51
Conclusions: Advanced Architecture	94

This page left blank intentionally

Introduction

Introduction

This briefing was presented by Bob Westervelt and Bill Dally; other JASONs who contributed to the project are listed The task of the study was to examine technical issues associated with the design and construction of because it has been examined in detail by other groups and its future development can be predicted advanced computers on a twenty year time frame. Current CMOS technology was not covered, reasonably well. We focused on two topics: superconducting and "single electron" logic, and advanced architecture. The first half of this brief, presented by Bob Westervelt, describes single flux quantum and single electron logic; the second half, presented by Bill Dally, discusses architecture issues.

Task

To examine technical issues associated with the design and possible future production of computers in the next century. What lies beyond (or to the side of) CMOS?

Advanced Computing

Workshops

Superconducting and Single Electronics Workshop

Mac Beasley John Clarke Jim Kaschmitter Marc Kastner

Mark Ketchen Dick Harris Kostya Likharev

Kostya Likharev John Martinis Donald Miller

Hans Mooij Arnold Silver Ted Van Duzer Stu Wolf

Stanford/ARPA DSRC

U.C. Berkeley Consultant

M.I.T. I.B.M.

NIST Boulder

SUNY Stony Brook NIST Boulder Westinghouse

Delft

TRW

U.C. Berkeley ARPA/NRL

Advanced Architecture Workshop

John Hennessy Peter Kogge Steve Oberlin Greg Papadopoulos Burton Smith

Stanford/Silicon Graphics IBM/Loral/Notre Dame Cray Research MIT/Thinking Machines Tera Computer

Ŋ

Workshops

electronics, and one on advanced architecture. A number of distinguished researchers from academia Two workshops were held during the summer study in La Jolla, one on superconducting and single and industry, listed above, either attended the workshops, or were consulted separately.

Outline

- Introduction
- Computer hardware past, present, future
- Single Electronics
- Single flux quantum devices
- Single electronic devices
- Advanced Computer Architecture

W. Dally

- Massive parallelism
- Importance of Communication
- **Conclusions and Recommendations**

R. Westervelt

R. Westervelt

Advanced Computing

Outline

technologies - single flux quantum logic and single electron logic - by Bob Westervelt, and a discussion The briefing consisted of three parts, an introduction to general issues concerning computer hardware in the past, present, and future, presented by Bob Westervelt, a description of two possible future of advanced computer architecture, presented by Bill Dally and written up separately.

SIA Roadmap for CMOS Technology

Year	1995	1998	2001	2004	2007
Feature size (microns)	0.35	0.25	0.18	0.12	0.1
Gates/chip	3008	MZ	5M	10M	20M
Bits/chip DRAM	64M	M29Z	1G	4G	16G
Bits/chip SRAM	16M	64M	256M	1G	4G
Chip size (mm²) Logic/microprocessor	400	009	800	1000	1250
Chip size (mm²) DRAM	200	320	200	700	1000
Wafer diameter (mm)	200	200-400	200-400	200-400	200-400
Interconnect levels (logic)	4-5	5	5-6	9	2-9
Max power (W/die) High Performance	15	30	40	40-120	40-200
Power supply (V) (Portable)	2.2	2.2	1.5	1.5	1.5
Number of I/Os	750	1500	2000	3500	2000
Performance (MHz) Off-chip	100	175	250	350	200
Performance (MHz) On-chip	200	350	200	700	1000

Advanced Computing

SIA Road Map for CMOS Technology

considered to be reasonably conservative, and the consensus is that the predicted level of performance CMOS technology. This table summarizes their predictions up to the year 2007. These predictions are Representatives from the Semiconductor Industry Association (SIA) have met to consider the future of will probably be achieved.

We use this chart to illustrate a number of points, dealt with in detail later by Bill Dally:

- per chip. The predicted increase in clock speed is much smaller, only a factor of five to 1 GHz, on chip. dramatically by 2007; for example, the DRAM size will increase by a factor of one thousand to 16 Gbits • Driven primarily by the reduction of feature size, the number of gates per chip will increase
 - massive parallelism will be required to utilize the memory and obtain a large increase in computational The explosion in memory size combined with a moderate increase in clock speed mean that power. Massive parallelism presents challenges both for computer architecture (particularly communication) and for parallel software (efficient use of many processors)
- much higher. In the future, processors and memory are likely to be found on the same chip made in the same line in order to take advantage of high speed communication on chip. Memory will dominate the memory are located on separate chips made on separate fabrication lines, and processors are priced memory will consume most of the available chip area. This is already true today, but processors and The chip area devoted to each processor will shrink with the reduction in feature size, so that chip area and cost, while processors will be relatively inexpensive.

Performance and Predictions in the 1970's

- Microprocessors in their infancy
- Cray 1 supercomputer (late 1970's)
- ECL bipolar logic circuits
- 100k chips x 4 gates/chip = 400k gates
- 256 MByte SRAM memory (maximum)
- 80 MHz clock speed
- Mainstream predictions for the 1990's (all incorrect)
- High end computers will use bipolar logic.
- Mainframes will dominate micro's.
- CMOS logic is special purpose only low power, slow.
- 1 μm linewidth is a fundamental limit.

Caution is advised!

Support a range of alternative technologies.

Performance and Predictions in the 1970's

When attempting to predict what will happen twenty years in the future, it is useful to look twenty years

In the 1970's microprocessors were in their infancy, and microprocessor based computers had very imited capabilities.

transistor technology, had about 100,000 chips with about 4 gates per chip, could address a maximum of 256 MBytes of SRAM memory, and ran at a clock speed of 80 MHz. This level of performance has The Cray 1 supercomputer, marketed in the late 1970's, used emitter coupled logic (ECL) and bipolar now been surpassed by microprocessor-based systems.

Many mainstream predictions made twenty years ago for computers in the 1990's turned out to be incorrect. What seemed like conservative good sense then, looks less good now. For example:

- High end computers will use bipolar transistors, because they are faster than FET's. importance of heat production in densely packed integrated circuits was underestimated
- Mainframes will dominate microcomputers. It was felt that the dominant market would be large business and government users, and that the value of the installed software base would provide the inertia to keep mainframes on top.
- rules used in the 1970's, and required special operating voltages. The importance of compactness and CMOS logic is special purpose only - low power and slow. CMOS was slow with 5 μm design low power as fundamental attributes were under appreciated, as well as the speed which could be

12

Performance and Predictions in the 1970's (concluded)

wavelength of light, but has not held up. Nonlinear resists and advanced processing permit 0.5 μm features now, and 0.1 μm features are predicted in the year 2007 according to the SIA roadmap. One micron feature size is a fundamental limit. This sounds reasonable given the 0.5 μm

Caution is advised! Twenty years is a long time over which to predict the future, particularly in a field as Revolutions in performance are likely to come through new advances in processing, driven in part by active as computers. It is clear that CMOS technology will continue to be important and viable in the future, and will attract major industrial investment. However, it is less clear that CMOS will still be dominant twenty years from now, particularly given the high projected cost of fabrication lines. these high costs.

Given the uncertainties, a sensible approach is to invest in a range of exploratory research.


Superconducting and Single Electronics

Single Electronics

Single Flux Quantum Logic

Single Electron Logic

Single Flux Quantum Logic



Magnetic Flux through Loop $\Phi = n\Phi_0 + const.$ $\Phi = n\Phi_0 + const.$ $f(h\vec{k} - 2e\vec{A}) \cdot d\vec{s} = nh + const.$ Ioop

Single

Single

Electron

Junctions

Isolated

Metal

Metal

Tunnel

Isolated

Metal

Contacts

Quantization of Charge

Advanced Computing

Single Electronics

technologies in which each bit is represented by a single quantum - single flux quantum logic and single on current superconducting device fabrication technology. Applications of single electron logic probably electron logic. Single flux quantum logic could have applications in the near future, because it is based To illustrate possible directions that computer hardware may take in the future, we describe two new lie in the future, because very small feature sizes are required for operation at reasonable Single flux quantum logic is based on the manipulation of single magnetic flux quanta. The figure at left This is a very useful configuration called a SQUID (superconducting quantum interference device). In a parameter to be single valued, the magnetic flux Φ linked by the loop must be equal to a constant plus illustrates a superconducting metal loop with two Josephson tunnel junctions represented by crosses. stationary state, a superconducting current I circles the loop. In order for the superconducting order an integral number of flux quanta Φo:

$$\Phi_o = \frac{h}{2\rho}$$

generated across the junction. We consider this process in detail shortly, and describe how it can be where 2e is the charge of a Cooper pair. Thus the SQUID traps an integral number of flux quanta. quanta can enter and leave the loop by passing through the Josephson junctions. Whenever this happens, the phase of the superconducting order parameter jumps by 2π , and a voltage pulse is used to construct logic circuits.

negligible. However, for submicron dots, the Coulomb charging energy $e^2/2C$ can become significant. Single electron logic is based on the trapping and manipulation of single electrons. The figure on the contacts. For micron sized and larger dots the electrostatic energy of a single electron on the dot is right illustrates a very small metal island or dot, linked by tunnel junctions to two separate metal

In the following presentation, we treat single flux quantum logic first, then describe single electron logic. than h/e2, the number of electrons on the dot becomes well-defined, and the quantization of electronic pulse. We describe below how these physical processes can be used to construct memory elements. Electrons pass onto and off of the dot by tunneling to one of the metal contacts, generating a current If e2/2C is larger than the thermal energy kT, and the tunneling resistance of each contact is greater charge leads to the requirement that the total charge Q on the dot be an integral multiple of e.

This page intentionally left blank.


RCSJ Model





$$| = C\frac{dt}{dt} + \frac{1}{h}$$

$$| Voltage V \qquad \frac{d\theta}{dt} = \frac{2eV}{h}$$

O is the phase of the superconducting order parameter







$$\frac{2A}{2e} \frac{d^2\Theta}{dt^2} = -\left(\frac{A}{2eR}\right) \frac{d\Theta}{dt} - \frac{d}{d\Theta} \left(\frac{1}{16} \cos \frac{A}{16} \right)$$

RCSJ Model

the junction beyond which it develops voltage, and θ is the difference of the phase of the superconducting capacitive and resistive contributions with the Josephson current l_c sin θ , where l_c is the critical current of In order to understand the operation of single flux quantum logic, we need first to understand Josephson resistance R. This model describes the operation of experimental devices very well. The equations of motion for the RCSJ model are given to the right of its circuit diagram: the total current I is the sum of represents an actual device by a parallel combination of an ideal junction with a capacitance C and V=(h/2e)dθ/dt. These two first order differential equations can be combined into one second-order junctions. The RCSJ (resistively and capacitively shunted junction) model of Josephson junctions order parameter across the junction. The voltage V is given by the second Josephson equatior differential equation for the phase difference $\theta(t)$, as shown.

the damping γ is proportional to 1/R. The tilt of the washboard potential is proportional to the current I in the sinusoidal washboard potential U with viscous damping γ . As shown, the mass m is proportional to C, and It is an interesting and very useful fact that the equation of motion for the phase $\theta(t)$ in the RCSJ model is exactly the same as the equation of motion for the position x(t) of a ball of mass m moving in a tilted RCSJ model, and the velocity is proportional to the voltage V.

rest in one of the potential minima as shown. As indicated on the schematic current voltage characteristic, Using the tilted washboard representation, we can understand the origin of the measured current voltage present discussion. Suppose that the slope of the washboard potential is initially small, and the ball is at characteristics of actual Josephson junctions. The overdamped case (small R) is most relevant to the this situation applies to currents $I < I_c$, for which the voltage is zero. The ball is trapped until the slope added to the washboard potential destroys the local minimum, and the ball starts rolling.


ç

RCSJ Model (concluded)

overdamped junctions is essentially limited by the superconducting energy gap A, corresponding to THz slope falls below the critical value. Thus the voltage Vacross an overdamped junction rapidly switches loses enough energy through each cycle of the potential that it is retrapped immediately if the applied frequencies for practical superconductors. Overdamped junctions have the additional virtue that they $1/t \sim l/2e$ both on and off. At low temperatures one can show that the maximum switching rate for As indicated this occurs above $I = I_c$, for which the voltage V > 0. For the overdamped case the ball on and off as the applied current passes above or below l_{c} , and the maximum switching rate is are relatively simple and robust, and can be fabricated by a wide range of techniques.

hysteretic current voltage characteristics, and more complex behavior. For the underdamped case, the reduced somewhat below the critical value, resulting in a hysteretic current-voltage characteristic. potential to be retrapped. Thus the motion representing voltage can continue even if the slope is ball representing the phase does not lose enough energy in one cycle of the periodic washboard Underdamped junctions used in many previous families of superconducting logic circuits have disadvantage that the retrapping time is typically many times longer than the detrapping time. hysteresis is a useful type of switching behavior, but hysteretic junctions suffer the serious ogic using hysteretic junctions requires an ac supply which forcibly turns the junctions off. This page intentionally left blank.

Rapid Single Flux Quantum (RSFQ) Logic



Advanced Computing

Rapid Single Flux Quantum (RSFQ) Logic

Rapid single flux quantum logic is a superconducting logic family developed by Likharev and co-workers at Moscow State University in the late 1980's. It is based on the trapping of single magnetic flux quanta by SQUID's, and their manipulation using pulses of voltage and current. The family is based on nonhysteretic junctions with fast turn on and turn off, the origin of "rapid".

loop of superconductor of inductance L with two Josephson junctions, indicated by crosses in the circuit diagram. In a stationary state, the phase heta of the superconducting order parameter is time independent in the SQUID to leave to the right. The integral of the voltage pulse across the junction for this process constant plus an integral number of flux quanta Φ_o ; for convenience we will assume that the constant is In order to understand the basic principle of operation, consider the SQUID shown, which consists of a (tilts the washboard potential so that the ball rolls forward one cycle) will cause a flux quantum present zero. A current or voltage pulse applied to the right junction which causes a phase slip of 2π radians throughout the circuit, the voltages across both junctions are zero, and a supercurrent I circulates around the loop. Under these circumstances the flux $\Phi = IL$ is time independent and equal to a

slip in one of the junctions. Under these circumstances, the chain forms a Josephson transmission line SQUID are sufficiently large that $I_cL>\Phi_o$, then a flux quantum can be trapped in each loop of the circuit permanently in any one loop, because sufficient current cannot be carried without generating a phase permit switching by an additional current smaller than lo. If the inductance and critical current of each Next consider a chain of SQUID's connected to each other as shown. Bias currents Ib are applied to through the circuit as described above. However, if $l_c L < \Phi_o$, then the quantum cannot be trapped as described above. Additional current pulses applied to the bias lines will move the flux quantum each Josephson junction to bring its current near the critical current, as indicated in the inset, and which passes flux quanta down the line automatically as shown.

Advanced Computing

Rapid Single Flux Quantum (RSFQ) Logic (concluded)

gain going from one loop to the next, is limited to a modest value in practice by the need to set the bias arrangement the energy of a flux quantum in each loop $\Phi_{\rm o}^2/2L$ increases along the chain. The energy current in the next loop correctly. Large energy gains can be achieved using a chain with many loops. Power gain can be achieved in a Josephson transmission line by decreasing the loop inductance Lalong the line while increasing the critical current $l_{
m c}$ to keep the product $l_{
m c}L\sim\Phi_{
m o}$ fixed. For this

biases the right junction of the SQUID part way toward the critical current. A reset pulse which follows a set pulse thus creates a phase slip and corresponding voltage pulse on the output line F, as shown, and junctions; the one closest to the set line is bias near the critical current, while the junction near the reset An RS flip flop in the RSFQ family is shown at the bottom of the page. It consists of a SQUID with two line is unbiased. The two junctions in the set and reset lines are for isolation. Assume that the SQUID is initially empty. A voltage pulse on the set line switches the left junction and moves a flux quantum into the SQUID as shown. When present, the flux quantum creates a circulating supercurrent which moves the flux quantum out of the SQUID to the right. If no set pulse precedes the reset pulse, the right junction is not biased and no switching or output occurs.

order to overcome this problem, RSFQ logic proposes to use a form of self-timed logic, in which a clock Josephson junction logic is capable of switching times in the psec range. Clock synchronization across a logic chip at these speeds is exceedingly difficult, due to delays associated with the speed of light. In presence or absence of a switching pulse between two clock pulses, as illustrated above for the RS flip pulse is passed from one gate to the next with the signal. The logical state, 1 or 0, is indicated by the

This page intentionally left blank.

Rapid Single Flux Quantum Logic Pro/Con

Pro

very fast switching both on and off

~ 2p sec demo in ring oscillator

Con

low temperatures required

1994 ~ 4K

2010 ~ 80K and above??

low power

drives superconducting transmission lines; dissipation free propagation

works with current processing technology and linewidths (> 1 μm)

clock synchronization difficult requires self-timed logic modules

propagation delay limits speed benefit

superconducting memory not competitive

low spatial density

Rapid Single Flux Quantum Logic Pro/Con

Pro-

oscillator) and can approach the fundamental limit set by the superconducting energy gap Δ . Ultimately RSFQ processors could run 100 to 1000 times faster than their CMOS counterparts. This speed The switching speed of RSFQ logic, both on and off, is extremely fast (imes 2 psec demonstrated in a ring advantage could be important for signal processing applications which must run in near real time, for example digital radar, and could undo the need for massive parallelism.

RSFQ logic is inherently low power, because it does not drop voltage and dissipate power in the quiescent state.

RSFQ logic is naturally impedance matched to superconducting lines. Superconducting lines made from distortion. Because communication with memory will be very important, this property is highly desirable. Superconducting transmission lines can transmit high speed pulses without dissipation or serious high T_e materials could also be important for semiconductor computers operating at 77K

RSFQ logic can be constructed using current linewidths (> $1\mu m$) and design rules, so its application need not lie far in the future. Development projects are underway at the superconducting foundries operated by TRW and Hypres in collaboration with Likharev and coworkers at SUNY Stony Brook, and others.

Rapid Single Flux Quantum Logic Pro/Con

(concluded)

Con.

the size and expense, and limits the application of this technology to high end systems. Suitable closed temperatures (T ~ 4K) are necessary. The computer must be accompanied by a cooler which adds to Low temperatures are required for RSFQ logic. Using the present Niobium technology, liquid He cycle coolers are currently available for use with cryopumps. In the future, higher temperature operation may become possible if reliable, mass produced, high T $_{
m c}$ SQUID's are developed

occurs for fast CMOS logic at ~ 1 GHz clock speeds. Approaches to self-timed logic (described in the High speed operation of RSFQ logic requires the use of self-timed logic or related schemes in order to overcome the synchronization problems associated with propagation delay. A similar problem also architecture section) have been developed, but require several times the number of gates as conventional logic.


the propagation delay to and from memory would pose a serious problem. Similar problems also occur information in memory and new approaches to managing latency, discussed in the architecture section. Propagation delay limits the potential speed benefit of RSFQ logic. Even with a single fast processor, for fast CMOS systems. Their solution requires new approaches to managing the physical location of

Compatible memory is a problem. Superconducting single flux quantum memory is not competitive requires greater $l_{
m c}$. Fast memory access is also a problem, and will probably require paging from a moderate critical currents: one needs $l_cL > \Phi_o$, the small inductance L associated with small sizes because it has relatively low spatial density. The area required to trap a flux quantum is large for larger slower memory to a smaller faster one.

Advanced Computing

This page intentionally left blank.

Coulomb Blockade



Coulomb Blockade

We now turn to a description of single electron logic. Because very small feature sizes (~ 10 nm) are required for operation near room temperature, the application of this technology probably lies in the future. However, the physical principles of operation are studied today.

capacitance of the dot is $C_{\Sigma}=2C$. If the resistance of the tunnel junction is larger than h/e², the number normal metal contact via a tunnel junction, and to another normal metal contact via capacitive coupling, phenomenon we consider a quantum box consisting of an isolated normal metal dot connected to one as shown. For simplicity assume that the capacitance of both the tunnel junction and the capacitive Single electron logic is based on a phenomenon known as the Coulomb blockade. To illustrate this coupling both have the same value $\it C$, so that the total series capacitance is $\it C$ /2 and the total of electrons on the dot is well defined.

box symbol for the tunnel junction. In the absence of any stray charges, the total charge Q on the dot is A circuit model for the quantum box connected to a voltage source is shown, where we use the double an integral number of electronic charges Q = ne. The total electrostatic charging energy U of the dot depends both on the applied voltage V and the dot charge Q:

$$U = \frac{CV^2}{4} + \frac{(ne)^2}{4C} - \frac{neV}{2}$$

32

Coulomb Blockade (continued)

work done by the voltage source to move the extra charge -ne/2 induced by the dot charge ne onto the The first two terms are the electrostatic charging energy of the two capacitors, and the third term is the eft capacitor. This equation simplifies to:

$$U = \frac{(CV - ne)^2}{\sqrt{CV}}$$

stationary values of the energy follow the minimum energy as indicated. Thus the dot charge is Q=0Electrons will tunnel onto and off of the dot in order to minimize the total charging energy, so that the over the finite range of voltage -e/2C < V < e/2C, the dot charge is Q = e for e/2C < V < 3e/2C, etc. Plots of the total charging energy U are shown below the circuit diagram for n=-1,0, and +1.

This effect is known as the Coulomb blockade: the Coulomb charging energy of the dot requires a finite through the tunnel junction when the voltage across the junction $V_{
m junct}$ provides an energy $eV_{
m junct}$ equal applied voltage to overcome the electrostatic barrier to tunneling of electrons. The current voltage to the charging energy e2/4C. In the present example, all current flow is transient, associated with characteristic of the tunnel junction is indicated at the bottom of the figure. Current can only flow charging the dot.

threshold element which can be used to construct memory elements and logic circuits. The threshold Through the Coulomb blockade, the quantization of electronic charge provides a natural nonlinear voltage is given in general by $V_{\rm th}=e^2/2C_{\Sigma}$ where C_{Σ} is the total capacitance of the dot.

Coulomb Blockade (concluded)

In order to observe the Coulomb blockade, the temperature must be low enough that the thermal energy is small compared with the charging energy:

$$kT < e^2/2C_{\Sigma}$$
.


To avoid unwanted switching due to thermal activation, KT must be quite small, a factor of 10 to 100 times smaller than the charging energy. Because the charging energy increases as the size of the device is reduced, smaller devices operate at higher temperatures.

One can make a rough estimate of the temperature of operation by using the fact that the capacitance $\mathsf{C}_{\scriptscriptstyle \Sigma}$ is typically dominated by the self-capacitance of the dot. The charging energy $\mathsf{U}_{\scriptscriptstyle ext{th}}$ is then:

$$U_{th} = e^2/2C_{\Sigma} \sim e^2/4\pi\epsilon_{o}\Gamma$$

where r is the linear dimension of the dot. For current device sizes r ~ 100 nm, $U_{\rm th} \sim 10$ meV (100 K) operating voltage and temperature increase in proportion to 1/r: for r \sim 10 nm, $U_{th}\sim0.1$ eV (1000 K) and the maximum operating temperature is Top ~ 1 K to 10 K. As devices become smaller, the and the maximum operating temperature is $T_{op} \sim 10$ K to 100 K, a more convenient range for

Single-Electron Transistor



Single-Electron Transistor

much less than a single electron: the so-called single electron transistor (SET). The SET is particularly The Coulomb blockade can be used to construct a type of field effect transistor with charge sensitivity significant for logic circuits, because it serves to trap and manipulate single electrons, just as the SQUID traps and manipulates single magnetic flux quanta.

contacts which act a the source and the drain. A third gate electrode is located nearby, completely A schematic diagram and a circuit model for a single electron transistor are shown at the top of the page. The SET consists of an isolated normal metal dot with tunnel junctions to two normal metal isolated from the dot except for electrostatic coupling. If the resistance of each tunnel junction is greater than h/e2, the number of electrons on the dot is well defined.

junctions. SET's have also been made using confined regions of electron gas in semiconductor Single electron transistors were first made in the late 1980's from metal films using oxide tunnel heterostructures. The basic principles of operation are the same for both types. The total charging energy U of the dot vs. gate voltage, with the source and drain grounded is given by:

$$U = \frac{\left(ne - Q_g\right)^2}{2C}$$

where ne is the total charge on the dot, with n an integer, $Q_{\rm g}$ is the charge on the gate capacitor, and $C_{
m \Sigma}$ because it is the surface charge induced by polarization of the dot by the gate voltage and can have is the total capacitance of the dot to all locations. Note that Q_g need not be an integral multiple of e,


36

Single-Electron Transistor

energy U is different for different numbers of electrons, and the number of electrons is fixed, preventing the flow of current. Thus the source to drain conductance G_{SD} is peaked at values of gate charge $Q_{q}=$ intersections, the total energy U is comparable for n and n+1 electrons, and the number of electrons [(2n + 1)/2]e separated by a single electronic charge. This property leads to the name single electron on the dot can change, allowing charge to flow from source to drain. Away from the intersections, the middle of the page, and a plot of the source to drain conductance $G_{
m SD}$ vs. gate charge is shown at the bottom. The charging energy $oldsymbol{U}$ consists of a family of parabolas, one for each value of n. Adjacent transistor. A plot of the charging energy U vs. gate charge is shown for several values of n at the The Coulomb blockade in this structure provides the mechanism for a very sensitive field effect parabolas intersect at half integral values of gate charge $Q_{
m g}=I(2n+1)/2Je$ as shown. Near

Single electron transistors are impedance converters with large power gain, and they make very sensitive electrometers: charge sensitivity $\delta Q \sim 10^{-4} e/\sqrt{Hz}$ has been achieved at dilution refrigerator temperatures T ~ 100 mK. This page intentionally left blank.

Single Electron Memory



Single Electron Memory

to achieve very small sizes necessary for room temperature operation - percolating conduction paths in room temperature, based on the single electron principles. The Hitachi device uses a processing trick have recently been obtained by workers at Hitachi, who demonstrated a memory element operating at Perhaps the most promising future application for the Coulomb blockade is in single electron memory elements. Dresselhaus et. al. (1994) have demonstrated the operation of a hysteretic Coulomb trap which holds a single electron for times in excess of 2 hours at T = 50 mK. More spectacular results a polysilicon gate. We describe the Stony Brook device below, because its operation is better

the other end of the chain is connected to a voltage V. For simplicity we assume all of the junctions and the capacitor have the same value of capacitance C. Charge can be trapped temporarily on any of the Illustrated in the circuit diagram. The chain is broken at one end by a capacitor connected to ground; live nodes of the circuit. However, the Coulomb blockade alone is not sufficient to produce a static The Stony Brook memory element consists of a chain of small normal metal tunnel junctions, as memory device, because the tunnel junctions leak charge - hysteresis is needed

One can understand how this chain of junctions traps a single electron by plotting the charging energy and 3 as indicated; this activation energy can be increased by using a larger capacitor from node 5 to maximum at node 3 and decreases to either side, as shown. An electron placed on node 1 will leave cannot pass charge. The depth of the trap is the difference between the charging energy on nodes 5 capacitance to ground C_{Σ} is a minimum at node 3 in the middle of the chain, the charging energy is a through the top tunnel junction, but an electron placed on node 5 is trapped, because the capacitor $e^2/2C_{\Sigma}$ necessary to put one electron on a given node of the chain with V=0. Because the total

Advanced Computing

Single Electron Memory

(continued)

electron leaves and Q_s returns to zero. Thus the charge vs. voltage curve has a broad and well defined electrons from entering the chain. As V is swept downward through zero, the electron remains trapped The trap can be loaded and unloaded by changing the voltage V. At the bottom of the page we plot the node 5. Once trapped, the electron reduces the potential between nodes 0 and 5, preventing additional between nodes 1 and 0 decreases, reaching zero at $V = 5e^2/2C$. At this point a single electron tunnels trapped charge Q_5 at V=0 depends on the previous history of V, and can have values -e, 0, or +e for hysteretic region inside which the presence of a trapped electron can be used to represent the state of charge Q₅ on node 5 vs. the applied voltage V, as V is swept above and below zero. As shown, the onto node 1, and rapidly passes through the chain to nodes at lower energy, finally being trapped on parabola of charging energy vs. node number is tilted downward at the right, and the energy barrier until the energy barrier between nodes 4 and 5 is reduced to zero at $V = -3e^2/2C$. At this point the the range of voltage indicated. Assume Q_5 and V are initially zero. As V is swept positive, the the memory element.

transistor as an electrometer, or sensed destructively by measuring the presence of a charge pulse as The presence of an electron in the trap can be sensed nondestructively by using a single electron V is swept negative. Dresselhaus et. al. (1994) have shown experimentally that a trap constructed from seven junctions with $R\sim300~{\rm k\Omega}$ and $C\sim0.15$ fF holds single electron for more than two hours at $T=50~{\rm mK}$, with a measured activation energy $\Delta U/k \sim 4K$. If this level of performance could be achieved at higher temperatures, it would be useful for practical circuits.

Single Electron Memory (concluded)

The primary obstacle to the use of single electron memory elements is formidable: the need to construct temperatures ~ 100 K, junctions smaller than 10 nm are probably required. It is this obstacle which puts junctions sufficiently small that the operating temperature is acceptable. In order to achieve operating clever processing tricks to make small junctions, as Hitachi may have, this time frame could be much the projected use of single electron memory far in the future. However, if one develops sufficiently


Additional factors also need to be considered: co-tunneling, parasitic capacitance, and stray charge.


time. The co-tunneling rate can be reduced to acceptable values by a suitable number of junctions in Co-tunneling of the trapped electron through the entire string of junctions at once limits the trapping

Parasitic capacitance reduces the barrier to detrapping and thus the operating temperature.

Coupling to stray charge can cause memory upsets. Present junctions are quite sensitive to the motion junctions can be developed which operate at reasonable temperatures \sim 100 K and above, the effects of stray charge and to electromagnetic pickup and they must be carefully shielded. However, if of stray charge will be proportionately less important.

Duality





Duality

from Josephson junctions to those made from Coulomb blockade junctions. This duality transformation is an extension of the well known duality transformation for passive electrical circuits which exchanges There is an interesting and powerful duality transformation which relates electrical circuits constructed resistors for conductors and capacitors for inductors.

junction drops zero voltage below the critical current lo. Thus the two circuit elements are duals of each As illustrated, the current voltage characteristics of a Coulomb blockade junction are very similar to the current voltage characteristics of an overdamped Josephson junction, with the axes reversed. The Coulomb blockade junction passes zero current below a threshold voltage $V_{
m th}$, while the Josephson

electron transistor is the dual of the SQUID: the inductor in the SQUID is transformed into the gate capacitor, and the two Josephson junctions are transformed into two Coulomb blockade junctions. Following the rules of the duality transformation in electrical circuit theory, we find that the single SQUID traps one quantum of magnetic flux and the SET traps one quantum of electric charge.

through the SQUID oscillates periodically with the flux Φ in the inductor, as shown, just as the threshold source to drain voltage of the SET for electric conduction oscillates periodically with the gate charge Q. This duality extends to the characteristics of the SQUID and SET. The maximum current $l_{max} = l_1 + l_2$

For every circuit design in RSFQ logic, there exists a dual design in single electron logic with the same exploited as much as one might expect, because the dual forms in single electron logic tend to be equations of motion. For example, the vertical chain of junctions in the single electron memory is similar to the dual of the Josephson junction transmission line in RSFQ logic. This duality is not vertical chains between the power supply rails, a non-standard configuration.

Single Electron Memory and Logic **Pro/Con**

Pro

ultimate limit for charge-coupled logic

Con

low temperatures required 1990 ~ 1K 2010 ~ 100K? < 10 nm linewidths needed for

~ 100K operation

~1012 bits per 3x3 cm2 chip

ultra high packing density

ultra low power

performance improves as size reduced, limited by processing

high impedance (>100k Ω), needs conventional line drivers

stray charge, stray capacitance, and cotunnelling are problems

Single Electron Memory and Logic Pro/Con

Pro -

Single electron logic can be regarded as the ultimate limit of charge coupled logic in which a single electron represents one bit.

Ultra-high packing density could potentially be achieved once the technology to fabricate ultra-small devices is developed. For example, with \sim 10 nm linewidths a 3x3 cm² chip could store \sim 10¹² bits of information

because the energy per bit is very small. For the memory example above, ~ 10 nm linewidths imply an operating voltage $V_{\rm op}\sim 0.1~V$ and an energy per bit $eV_{\rm op}\sim 10^{-20}~J$. The energy stored in the entire chip Single electron logic is ultra-low power, because no current is drawn in the quiescent state, and with 10^{12} bits is only $\sim 10 \, nJ$.

In contrast to CMOS logic, single electron logic becomes more robust as the size of the devices decreases, and the operating temperature increases.

lo

At present, very low temperatures (~1K) are required for operation. Extrapolating twenty years in the future, cooling to temperatures < 100K may still be required.

capability of CMOS foundries in 2010. New processing techniques to produce ultrasmall devices will be Operation at convenient temperatures \sim 100K requires device sizes < 10 nm well beyond the projected

Innovative processing techniques, such as those pursued by Hitachi, may lead to hysteretic memory based on single electron effects much sooner than 2010, if successful.

Advanced Computing

46

Single Electron Memory and Logic **Pro/Con** (concluded)

The resistance of Coulomb blockade tunnel junctions must be much greater than h/e^2 = 24 k Ω in order impedance and are not well suited to driving transmission lines; additional conventional circuitry is to define a single electron charge. As a result, single electron devices have high characteristic

Stray charge, stray capacitance, and cotunneling are all problems, and their effects on large single electron circuits are not well understood at present.

Superconducting and Single Electronics Conclusions:

Conclusions

- CMOS technology will be viable for the next 20 years.
- But will it be the best (and most economical) technology?
- Revolutions may come through processing.
- The physical principles of rapid single flux quantum and single electron logic are sound.
- Rapid single flux quantum logic fast processors
- Single electron logic ultradense memory
- Serious disadvantages at present.
- Low temperatures required, low signal levels
- Future depends on processing and device development.
- Superconductivity high T_c transmission lines, high T_c SQUID's
- Single electron devices ultrasmall structures

Conclusions

- fabrication facilities is already very high (~ \$500 million), and a tremendous investment will be needed improvements in performance, particularly through reductions in linewidth. However, the cost of to maintain exponential growth in capability. If the cost increases proportionately, continued CMOS technology will be viable for the next twenty years. We can expect continued exponential growth does not seem likely.
- Revolutions in performance (if they occur) are likely to come through advances in processing. The high cost of CMOS processing will provide a strong incentive to develop new methods of fabrication and alternative technologies.
- processors with single electron logic. Development of rapid single flux quantum logic can be pursued in • The physical principles of rapid single flux quantum (RSFQ) logic and single electron logic are sound, and the operation of small numbers of devices has been demonstrated. RSFQ logic is well suited to the construction of fast processors operating at very high clock rates ~ 10 GHz and greater. the near future, because suitable fabrication technologies exist. Applications of single electron logic Single electron logic is particularly suited to the construction of ultradense single electron memory. Conversely, it appears difficult to make competitive memory with single flux quantum logic, or fast await suitable fabrication technologies and probably lie farther in the future.

Concluded)

- RSFQ logic than CMOS logic because the speed is much higher. Single electron logic will require the timed logic, high speed memory organization, latency tolerance. These problems are more severe for which will limit their application in the near future. The principal disadvantage at present is that low temperatures are required: T \sim 4K for RSFQ logic and T < 1K for single electron logic. RSFQ logic poses a number of problems generic to any high speed logic family: clock synchronization via self-Both rapid single flux quantum logic and single electron logic possess serious disadvantages development of new fabrication technology before operation at more convenient temperatures is possible. Both RSFQ and single electron logic are susceptible to relatively small stray magnetic (RSFQ) and electric (single electron) fields.
- extent on the development of new processing techniques and device technologies. The development of more accessible temperatures ~ 80K and possibly above. The development of processing techniques • The possible future use of rapid single flux quantum and single electron logic depend to a large SQUID's which can be made in quantity in integrated circuits would permit operation of RSFQ logic at integrated high temperature superconductor transmission lines could be important both for cooled to make ultrasmall structures for single electron logic could advance the time frame for ultradense CMOS logic and for superconducting logic. The development of reliable high $T_{
 m c}$ superconductor

Advanced Architecture

This study addresses high-performance computing in the year 2010 with particular attention to enabling technologies that should be developed in the next five to ten years to lay the groundwork for such

nuclear weapons, cryptanalysis, signal processing, and climate modelling. They also have applications in the commercial sector to do seismic analysis, simulate aircraft, automate product design and testing, ahead of high-end desktop systems. These fast computers are needed to solve problems involving There is a national need for "supercomputers", machines with performance that is five to ten years and "mine" databases of information.

design of high-performance computer systems. The number of floating-point arithmetic operations per As computer technology changes, interconnection bandwidth is emerging as the limiting factor in the between the processors, memories, and I/O devices in a system. A number of new hardware and software technologies are required to provide the maximum possible bandwidth and to use it most second (FLOPS) is becoming far less important than the number of bits per second of bandwidth

The computer industry is focusing its effort on the rapidly growing market for low-cost desktop and settop systems. While some of the technology of desktop systems can be leveraged for supercomputing, the desktop market does not address the problems of bandwidth and scalability. Architecture technology must be developed in these areas if we are to continue to have viable supercomputing.

Technology in 2010

CMOS Integrated Circuits

- o 0.05 μ m CMOS, 3.5cm x 3.5cm, (2T λ ²)
- o 2GHz clocks

Processors

- o 4K per chip (@ 500M λ 2/proc)
- o 8TFLOPS/chip (@ 2GHz)

Memory

o 20G bits/chip (@ $100\lambda^{2}$ /b)

5K pins/chip

o 500µm area grid

Technology in 2010

performance through 2007. Extrapolating this data through 2010 we can expect integrated circuits with Semiconductor Industry Association (SIA) projections of complementary metal oxide semiconductor 1/20 micron (0.05µm) line widths that are over 3cm across and operate at a 2GHz clock frequency. (CMOS) integrated circuit technology show a continued exponential growth in circuit density and

with an aggregate performance of 8TFLOPS on a single chip. A chip with this many processors would be useless, however, because of inadequate bandwidth. The same chip area could be used to construct Using half the line-width or λ as a normalized measure of area, these chips will have an area of $2\mathsf{T}\lambda^2$. If all of this area were devoted to processors, there would be room for 4K 64-bit floating point processors a memory of about 20Gbits.

167 wires/mm). Wire density decreases and wire cost increases with distance as one moves through the expect about 5K signal pins. Even with continued improvements in packaging technology, such as multi-The limiting factor at the chip level, as well as the system level, is bandwidth. On-chip, one can fabricate chip modules, it will be difficult to wire 5K pins out from under the 3cm footprint of the chip (a density of over 100K wires that run the width of the chip and millions of shorter wires. Off chip, at best one can packaging hierarchy. Thus the system bandwidth will be only a small fraction of the pin bandwidth

Then and Now

\triangleleft	누 녹	10	눆	10K	10	10	100	ㅊ	10	100
	λ2	ΗZ				b/m^2	s/q	Q	S	OP/b
		5 8		8T	5K	M	10T	16G	1.6m	800m
1994	5 8	200M	4	800M	200	100K	100G	16M	160µ	8m
	Area	Frequency	Processors	FLOPS	Pins	Global wires	Pin BW	Memory	Memory/PBW	FLOPS/PBW

Then and Now

Comparing projected 2010 0.05µm CMOS technology to today's 0.5µm CMOS technology shows how non-uniform scaling trends are making communication and parallelism critical issues.

Over the next 16-years, we expect normalized chip area (λ^2) to increase by a factor of 1000. This is due to the 10x smaller linear feature size and to the 3x larger linear die size. Over the same period, clock frequency is expected to increase only by a factor of 10, due to the reduction in feature size. It is clear that most of the performance gain during this period will need to come from parallelism, exploiting the 1000-fold increase in are, since only a factor of 10 can be achieved through circuit speed.

The three components of a computer system: processors, memory, and communication scale at different density and speed increases but are on a slower density curve and thus increase only by a factor of 100. increase in bits per unit area. Communication bandwidth of both pins and global wires benefit from both performance per unit area over this period. Memory capacity benefits from only area giving a 1K-fold rates. Processing speed (FLOPS) scale with both frequency and area giving a 10K-fold increase in

The result of this non-uniform scaling is that communication bandwidth between the chips of a system will quickly become the most costly commodity in a computer system. Memory will be of intermediate cost. Processors will be almost free.

Communication Dominates

- Communication scales 1/100 as much as arithmetic and 1/10 as much as memory.
- Time of flight latencies increase compared to processor clock cycles.
- Architectures are limited by local and global communication.

Communication Dominates

the speed of light remains constant and time-of-flight wire delays will dominate gate delays. Many wires Communication will become the dominant factor due to delay as well as cost. As logic speeds increase, in a large system may be longer than a single clock cycle.

reduce skin depth, and hence increase resistivity, as the square root of frequency. The net result is a 10fold increase in resistivity per unit length by 2010 which will further increase the cost of communication by making lines more dispersive. Components will need to be packaged close together and lines kept short As wire geometries scale down resistivity at high frequencies increases linearly. Higher signalling rates to achieve high bandwidth over dispersive lines.

state to a communication-centric state in which the design of a system centers around making the most To realize cost effective systems, architectures will need to evolve from their present processor-centric effective use of the available communication bandwidth

Cost-Balanced Architecture

- Traditionally balance processor performance to memory capacity
- o 1MB of memory per MIPS of processor
- This leads to machines that are all memory
- More efficient to balance costs of communication, memory, processing

Cost-Balanced Architecture


To make best use of evolving technology, the balance between processor, memory, and communication in a computer system will need to change to take cost into account.

(ALU and registers). If machines continue to be balanced in this manner, by 2010 less than 0.1% of the Today many machines are balanced according to a processor-centric rule-of-thumb coined by Gene Amdahl in the late 1960s which states that for each million instructions per second (MIPS) of processor performance a computer should have a megabyte of memory and a megabit of I/O bandwidth. Since frequency, balancing machines this way leads to the majority of cost being in the memory. Already, a memory capacity scales only with density while processor performance scales with both density and typical workstation has less than 1% of its silicon area, a small fraction of one chip, in the processor area will be devoted to processing.

(processors, memory, and communications) to the point of equal diminishing returns. For example, increasing the processor to memory ratio of today's machines by a factor of 10, from ~1% to ~10% A more effective way to balance machines is by cost. One should add capability in each area would be worthwhile if it increases performance by 10%.

communication becomes the performance limiting factor, a larger fraction of cost should be devoted to Today, a relatively small fraction of system cost is devoted to intra-system communication. As communication as improvements in this area will have a large impact on performance.

Volume vs. Surface Area



Volume vs. Surface Area

Global communication bandwidth in a large system is further limited because it scales with the surface area of the system while processing and memory scale with volume.

16 processors on a side. Assume that each processor occupies a subcube 3cm on a side. The overall short, to reduce latency and dispersion, the processors will be packed into a 3-dimensional cube with Consider a high-performance system built in 2010 from 4096 (4K) integrated circuits. To keep wires cube would be 48cm on a side.


and 16Gbits (2GBytes) of memory on each of the 4K chips for a total of 2M processors with aggregate memony for each MF of processor performance, a factor of 500 deviation from Amdahl's rule of thumb. If we devote 12% of each chip to processors, we can place 512 floating-point processors (2GF each) performance of 4PF (Peta FLOPS or 1015 FLOPS) and 8TB of memory. This machine has 2KB of An Amdahl-balanced machine would have 12% more memory and 500x less processing power.

close the highest bandwidth processor-memory loop on-chip where bandwidth is much more plentiful It is important that processors be packaged on the same chip with a portion of the main memory to and less expensive than off-chip.

processor and its immediate neighbor (500Gb/s or 64GB/s). The global or "bisection" bandwidth of the Assuming that about half of the 9cm² face of each processor is used for communication (the remainder machine, the rate at which information can flow between two contiguous halves of the machine, is the sum of this "neighbor bandwidth" over a 16x16 processor slice of the machine or 16TB/s, or one 8B is used for physical support, power, and cooling), about 500 1GHz wires can be run between a

Uniform BW Architecture Does Not Scale

- Global bandwidth scales as V^{2/3}
 0.006% of silicon provides processing to match BW



Uniform BW Architecture Does Not Scale


programmer from the burden of data placement. All memory locations are equidistant in a bandwidth Uniform-bandwidth machines have equal bandwidth between every processor and every location of main memory. Such machines, like the Cray YMP and C-90, are popular because they free the sense so performance is independent of data placement.

achived only by slowing access to local memory and reducing processing to match the resulting memory reduced by a factor of 2000 from 2M to 1K to provide 1 word of bisection bandwidth (and hence uniform bandwidth. In the case of our prototypical 2010 supercomputer, the number of processors would be Unfortunately, since access to distant memory is limited by bisection bandwidth, uniformity can be memory bandwidth) per floation-point operation. Instead of having 12% of its area devoted to processing, a uniform bandwidth machine would have only 0.006%.

processor-centric. They squander expensive bandwidth to keep relatively inexpensive processors busy. Uniform bandwidth machines are thousands of times less cost effective alternatives because they are A more efficient communication-centric design would use many inexpensive processors to use the expensive communication resources most efficiently.

Clustered Architecture Exploits Locality

- 12% of silicon provides 4PF processing
- Can emulate similar cost uniform BW architecture
- 2000x more cost effective for local computations



Clustered Architecture Exploits Locality

most communications over short distances, where bandwidth is inexpensive, and using expensive global The cost of communication increases with distance with large discontinuities as each level of packaging is crossed. Efficient communication must exploit locality within a bandwidth hierarchy by performing bandwidth only sparingly.

inexpensive since the wires can be very short, on the scale of one processor-memory pair which is about processors on a chip is associated with its own 8MB memory bank with a 4GWord/2 (32GByte) channel FLOP, sufficient to satisfy the maximum demand of the local processor. The aggregate local memory bandwidth is 16TB/s per chip or 64PB/s for the entire machine. Providing this local bandwidth is very between each processor and its local memory. This gives a local memory bandwidth of 2Words per This slide shows a clustered architecture that provides a bandwidth hierarchy. Each of the 512-

of 2TB/s per chip or 8PB/s for the entire machine. The bandwidth for this switch must be lower than the The next level of the hierarchy is an on-chip cluster switch that provides an on-chip bisection bandwidth aggregate on-chip local memory bandwidth because the distance over which the communication takes place has increased to chip scale, about 3cm. Fewer, longer wires are used to balance the cost of this switch to the cost of the local interconnect. The bandwidth hierarchy continues off-chip with an interconnection network that exploits locality to allow each node to communicate with a neighbor at the maximum link bandwidth, 256TB/s aggregate. and provides the maximum bisection bandwidth for global communications, 16TB/s.

bandwidth machine by disabling all but 1K of its 2M processors since it has the same global bandwidth. This clustered machine can run software that demands "uniform bandwidth" as well as the uniform The clustered approach is up to 2000x more cost effective, however, on programs that can expoit

Architecture Technology for 2010

Locality

Exploit local bandwidth (64PB/s vs 16TB/s)

Latency Tolerance

Keep local resources busy during length global operations

Fault tolerance

 Increased failure rates due to more components and lower energies

System timing

Difficult to synchronize entire system at 2GHz

Parallel software

Programs that exploit locality and have 10⁶ fold parallelism

69

development of a number of "architecture technologies" that enable the construction of systems of this To develop supercomputers in 2010 and focus their power on problems of interest will require the scale and address the problem of computing in a bandwidth-efficient manner.

Exploiting Locality

Inter-Processor Networks

- o Provide high "Neighbor" BW
- o Latency and BW should approach physical limits

Data placement

- Partition data so majority of accesses are local.
- o Need 3200:160:16:1 (Local, Cluster, Neighbor, Global)

Caching

- o Automatic, coherent management of entire memory can automatically place and migrate data to exploit locality.
- Limited by communication requirements of algorithms
- o e.g., FFT needs O(N) communication for O(NIgN) ops.

Exploiting Locality (continued)

One must exploit locality to use bandwidth efficiently. This requires networks that conserve locality in their routing, and efficient methods for data placement to achieve the bounds on information flux required by the underlying algorithm.

bandwidth, the signalling rates on network links should be pushed to the limits set by the gain-bandwidth provide bandwidth and latency that approach the physical limits given available technology. Bandwidthefficient network topologies are well known. However networks today have unacceptably high latencies both due to deep per-node pipelines and high interface overhead. To fully use the available bisection The inter-processor network that connects the processing chips in a high-performance system should product of the semiconductor technology and the attenuation of the transmission medium

(processor) at the appropriate time. Too early and storage resources are overwhelmed, too late and the move it to its next point of use in anticipation of demand. The problem is analgous to the materials flow Data placement and migration technology is needed to store data near where it is to be used and to and inventory problem in manufacturing. A part (number) must be shipped to an assembly plant assembly line is stopped waiting for the part.

uniform memory model) or handle all-or nothing locality (the data is either local or somewhere else), e.g., between regions of the memory system to make it available when needed. Compilers must evolve from approach. Compilers must evolve to become bandwith oriented, placing computations to balance load system with four levels of locality that have a 3200:1 bandwidth range requires a more comprehensive and minimize communications and then scheduling the use of scarce network resources to move data Data placement is largely a compiler problem. Compilers today either ignore the locality problem (a by blocking loops for cache performance. To efficiently manage bandwidth in our prototypical 2010 scheduling instructions and assigning registers on the small scale to scheduling network links and assigning memory regions globally

Exploiting Locality (concluded)

problem of placing the computations. A mix of hardware mechanisms for managing data movement and The appropriate hardware-software tradeoffs must be made in dealing with the data placement problem. coherence and software methods for placing computations and initiating transfers are needed to solve managing the data name space. The reactive caching practiced today in which data is not requested until it is needed, however, is by itself inadequate. This is analogous to not ordering a part until the assembly line is stopped waiting for it. Also, while caching moves the data it does not address the Caching can simplify much of the bookkeeping associated with data movement may coherently this problem.

communication regardless of how well the compiler or programmer schedule the problem. This does not every output is affected by every input. With O(NlogN) operations, FFTs are communication-limited for practical problem sizes (N < about 23200), arithmetic resources will be idled waiting on the limited global problems. For example, an N-point fast Fourier transform (FFT) requires O(N) global communication as other problems without significantly reducing cost or improving performance on the FFT. To achieve The communication complexity of algorithms sets a lower bound on the bandwidth required by many mean that our machine should have fewer arithmetic resources. This would reduce performance on generality, the resource mix should be cost balanced, not tuned to the needs of a single algorithm.

Tolerating Latency

- Keep local resources busy while waiting for global requests
- Multithreading
- o Multiplex several "virtual processors" on hardware
- Zero-cost context switch when waiting
- Requires excess parallelism to cover latency

 $Pex = Max(1, T \times g)$

- Pipelined memory system
- Memory system must support many outstanding requests
- Flow-control required to avoid deadlock/livelock

Tolerating Latency

communication. Even with good management of locality, a global operation on our prototypical 2010 machine will take 1000s of cycles. To efficiently use resources, local operations must continue while Hardware and software technology is required to tolerate the long latencies required of global waiting for the completion of global operations.

operation, the other threads continue performing local operations. To use storage efficiently, the threads should not, in general, be unrelated tasks, but rather should be local and global components of the same Multithreading is a promising technology for latency tolerance in which several threads or processes interleave their execution on each processor. If one thread blocks waiting for completion of a global

computation into threads that overlap execution and to schedule operations in a manner that ensures Multithreading presents several challenges to hardware and software designers. Hardware must be pipeline state to perform "zero-cycle" context switches when a thread blocks and new techniques to nandle pipeline interlocks for communication between threads. Software is needed to organize the developed that efficiently multiplexes resources over multiple threads. This requires duplication of that there are sufficient local operations to perform to cover anticipated latencies.

memory operations in flight. New techniques are required to construct memory systems to service these be developed to prevent surges in requests to a particular region from overwhelming storage resources operations and return each result to the appropriate requestor. In particular flow-control methods must At a given point of time, our prototypical 2010 computer system may have millions of outstanding and causing deadlock or livelock.

Fault Tolerance

- Higher component failure rates expected
- Failure rates go up as energy levels go down
- More total components
- Use ECC to mask soft failures
- Memory and communication
- Use redundancy and self-checking design for hard failures
- o Processors
- Issue is one of scale
- o duplicate processors, not gates or ALUs simpler integration
- Use SW techniques with HW self-checking
- Provide high reliability where needed and avoid cost when not

Fault Tolerance


computer must be designed to tolerate failures without interruption. The large quantitative difference in failure rates requires a qualitative change in methods used to address faults. much higher rate of soft failures than is commonplace today. Even for non-critical applications, such a Our prototypical 2010 computer because of its scale and the low energy levels it operates at will see

While it is straightforward to exend the use of ECC to the "payload" component of communication, some care is required to correct the "headers" of packets to prevent errors from resulting in misroutings and to operations: storage and communication. ECC is already in common use today for memory correction. We expect that error control codes (ECC) will be used to mask soft errors for non-transforming avoid the need to decode and encode on every hop of a network.

tolerance can largely be implemented in software. This will permit the degree of reliability to be tailored To handle hard failures and transforming operations, redundance and self-checking can be employed. maintain synchronization, duplicate communications traffic, and assist with self-checking, this faultto the problem at hand. Very high reliability can be achieved where needed while low-cost simplex processors perform critical tasks periodically cross-checking. With appropriate hardware hooks to Critical state is duplicated in memories that have uncorrelated failure modes and two (or more) operation can be used for non-critical tasks.

System Timing

- Hard to synchronize entire system at 2GHz
- Plesiochronous signalling (piecewise synchronous)
- Self-timed logic



System Timing

New approaches are required to synchronize a system with the scale and speed of our prototypical 2010 processor system. Alternatives to synchronous operation should be explored to avoid the costs and computer. At 2GHz it will be difficult to distribute a clock to an entire 3cm chip, let alone to a 2M performance penalties associated with high-speed synchronous operation.

Synchronization is then necessary at the interfaces between regions. One approach involves using a travelling between regions. Such constrained synchronization can be performed with no danger of An evolutionary approach is to build piecewise synchronous systems in which small regions of the control network to lock the regional oscillators in-phase. More conservative approaches limit the frequency difference between oscillators and use "plesiochronous" synchronizers to retime data system, perhaps individual processors, operate synchronously with indpendent clock oscillators. synchronization failure.

gate shown above) can be made self-timed, while at the other extreme, this interface is provided only for available. Granularity is one issue with self-timing. At one extreme, individual gates (such as the AND manner or by the use of matched-delay components. Using delay insensitive completion indication (as large modules such as ALUs or whole processors which are implemented internally using conventional A more radical approach to the synchronization problem is to build a self-timed system in which every techniques. Another issue is whether completion signals should be generated in a delay-insensitive operation signals its completion. In such a system an operation is performed as soon as all data is with the gate above) ensures reliable operation regardless of process variations, but incurs a large expense in gate count and area

Parallel Software

- Most problems have lots of parallelism
- FFT O(N), LUD O(√N), Eval Model O(N)
- Almost no "serial" problems (or real "serial fraction")
- this is just code that hasn't been converted
- Parallel software hard today because
- Machines have poor communication and synchronization
- Need fast networks, low overhead interfaces, synchronizing memory
- o Management of locality and bandwidth is not well understood
- Need global coherent memory, bandwidth optimized applications
- Little economic incentive to develop parallel software today
- o 300M\$ parallel market vs. 100G\$ serial market
- Tools are primitive

Parallel Software

The lack of parallel applications software and parallel software tools is the major impediment to the use development will continue to focus on working around artificial problems of existing machines such as high network latency rather than solving the fundamental problems of locality, bandwidth, and load of parallel computers today. However, without efficient hardware, parallel software research and

point FFTs and model evaluations have N-fold parallelism and the direct solution of M linear equations in M unknowns has M-fold parallelism (here the number of data elements is N=M2 so the parallelism is The algorithms at the core of most demanding problems have enormous amounts of parallelism. N-O(sqrt(N))). In most problems, these core algorithms are composed in a manner that requires no

two factors. First, existing programs written for serial computers have many artificial data dependencies that do limit parallelism. The kernels of these codes must be rewritten in a parallel manner. Second, instruction times limiting parallelism to very large grained tasks. Driving overhead down to the order of communication and synchronization. On many contemporary machines, this cost is on the order of 104 The misconception that there is limited parallelism or a large serial fraction in applications stems from 10 instructions will give 1000 times as much parallelism on the O(N) problems and 30 times as much the amount of parallelism that can efficiently be exploited is constrained by the overhead of parallelism on the O(sqrt(N)) problems.

problems of managing the overhead (e.g., by batching messages to amortize communication startup The high communication and synchronization overheads of contemporary parallel computers have caused software researchers and application programmers to focus their attention on the artificial costs), rather than address fundamental problems.

party software vendors develop their software for the "least common denominator" hardware to assure Worse yet, the inefficiencies of conteporary machines run the risk of becoming standardized. Third

Advanced Computing

Parallel Software (concluded)

synchronization using message passing libraries (like PVM or MPI) and structuring programs to assume the worst possible overheads. Computer manufacturers, in turn, tune the next generation machines to portability to the maximum number of platforms. Today this means performing communication and these least-common-denominator applications which reinforces the problems of existing machines.

manufacturers must be pushed to eliminate the artificial overheads associated with communication and synchronization. By providing fast networks, low-overhead network interfaces, synchronizing memory, and coherent shared address spaces. Manufacturers can bring down the cost of communicating and synchronizing to within a small factor of the physical limit while eliminating much of the bookkeeping To break out of this "death-spiral" of parallel overhead requires two developments. First, computer required, for example to provide coherence in software.

example, operating systems research should address fundamental problems such as managing spatially computer. Compatibility with existing sequential software should be preserved by keeping the standard load balance, data placement, and data migration. The emphasis needs to be on development of new, Second, parallel software researchers should be redirected to focus on fundamental problems such as distributed memory and processing resources. This requires a ground-up redesign of the operating enabling technologies for parallel computers rather than force-fitting sequential techologies. For system and cannot be accomplished by porting a sequential operating to each node of a parallel operating system API, not trying to run the same code.


few resources to developing tools, systems software, or applications for parallel computers. Much like a poor relation, parallel computing gets the hand-me-down systems and application programs which often business, large-scale parallel computing is a \$300 million/year business. As a result, industry devotes At the root of the problem is a lack of commercial interest in parallel computer software and parallel computing in general. While the sequential computer business (hardware) is a \$100 billion/year

Technology Direction Market Trends Warp

- Desktop/Settop systems drive technology
- o Develops
- process technology
- processor designs
- memory designs
- small-scale software

Ignores scalability

- 2TB/s BW
 - 200GF
- global packaging technology
 - latency hiding mechanisms ^{2TB/s} Flat BW
 - fault tolerance
- timing technologies
- scalable software
- Invest in what the market ignores scalability



Market Trends Warp Technology Direction

containing a few to a few 10s of processors. Industry devotes very few resources to large-scale parallel Industry focuses its resources on the portions of the market that generate the most revenue. Today the focus is on desktop and settop systems with some attention to medium-sized server computers

small-scale software (single node) are all technologies being driven by the low-end computer market that In developing desktop and settop systems, industry drives technology much of which is also useful for large-scale systems. Semiconductor process technology, processor designs, memory designs, and can be used nearly unchanged by large-scale machines.

Industry, however, is not developing the technologies required to scale machines to large numbers of networks, latency hiding techniques such as multithreading, and scalable systems and applications numbers of processors, signalling and synchronization technologies for high-speed interconnection processors and to manage the resulting spatially distributed memory. Methods of packaging large software are receiving little industry investment.

academic and government research communities in the areas they are addressing so there is little point processes, processors, memories, etc... for use in parallel machines and to invest research dollars in complementary areas that are not receiving industry attention. Industry will do a better job than the A prudent research investment strategy is to leverage commercial developments by adopting the in duplicating these efforts. Researchers should be redirected to work on long-term enabling technologies that industry is ignoring

Workstations Make Bad Parallel Computing Nodes

- Most parallel computers today are workstations connected by a fast network.
- Memory dominates cost (not price)
- more economical to increase P:M ratio
- 1 parallel computer: 100 problems/sec (p/s) in X MB
- vs 100 workstations: 1 p/s in X MB each
- Processors/Memories tuned for desktop systems
- Poor communication and synchronization
- Poor global bandwidth

Workstations Make Bad Parallel **Computing Nodes**

Examining a contemporary parallel computer gives a good example of the technology gap in large-scale largely collections of workstations connected by a fast network. Because they are manufactured in low computing today. Machines such as the Intel Paragon, Thinking Machines CM-5, and Cray T3D are volume, they are priced higher than a comparable number of workstations.

opportunity to offer an improvement in performance/cost through cost balancing. About 80% of the price processor (1% of cost, 20% of price) while in the latter case, we have duplicated the expensive memory problems to solve that each require X MBytes of storage and 1 second of compute time on a sequential processor. If we need a throughput of 100 problems/s, it is more cost effective to run the problems one of a contemporary machine (about 99% of the cost) is in the memory. Suppose we have a large set of simultaneously on 100 X-MByte workstations. In the former case we have duplicated the inexpensive By keeping the same processor:memory ratio as a workstation, these machines have forgone the at a time on a 100-processor parallel machine with X MBytes of storage than to run 100 of them

node. In many cases this code duplication makes them take more memory, rather than less, to run a set Contemporary parallel machines cannot be used in such a configuration, however, because of gaps in network and synchronization overheads and limited network bandwidth which forces them to operate systems that require all of the system code and all of the applications code to be duplicated on each available technology. With the exception of the Cray machine, contemporary machines have high with large granularity. Contemporary machines are run with adaptations of sequential operating

A relatively small investment in network fabric, network interfaces, and parallel software will close this technology gap. Network technologies can reduce overhead to enable the exploitation of parallelism systems and application software will allow applications to run without code duplication, permitting a even on very small problems. A coherent memory shared memory system and restructuring of the much higher processor to memory ratio. Investments in these areas will be heavily leveraged by complementary industry investment in process, processor, and memory technology

disadvantage, of a contemporary parallel computer over a set of workstations connected by a fast local-Unless this technology gap is closed, there will be little performance advantage, and a substantial price area-network.

DRAM vs. Logic Technology

- Need to integrate DRAM with processors to exploit on-chip memory bandwidth
- Today processes use same equipment but:
- Tuned differently
- fast vs. cost effective
- e.g., 5 vs 2 metal layers
- o Different "cultures"
- attitudes toward yield, technical risk

DRAM vs. Logic Technology

higher aggregate bandwidth than would be possible using off-chip connections (64PB/s vs 256TB/s). Placing these levels on chip results in much The top two levels of the bandwidth heirarchy, processor-memor, and processor-processor within a cluster, of our prototypical 2010 computer are on-chip.

are a number of non-technical hurdles that must be crossed before industry will be prepared to make This organization requires integrating the processor and main memory on a single chip so the hightechnical bottlenecks to integrating processors on the same chip with high-density memories, there bandwidth processor-memory loop can be closed without a chip crossing. While there are no

usually not protected by redundancy. Logic chips are built in smaller volumes (a typical computer has and yield. Memory designers are particularly sensitive to the yield of logic outside the array which is in several ways that reflect different attitudes of the memory and logic "cultures". Memory chips are While the same fabrication equipment is used to make logic and memory chips, the processes differ 1 processor chip and over 100 memory chips) and so designers are less sensitive to area and yield produced in large volumes with relatively low margins and thus designers are very sensitive to cost and more concerned with performance and function. As a result contemporary logic processes typically have more levels of metal (4 or 5 vs 2) and faster devices.

direction in the short term to expose the engineering problems associated with this organization so effective processor-memory bandwidth. A pilot project is needed to push a manufacturer in this Long before 2010 processors will need to be integrated on-chip with memories to provide costhey can be solved in a timely manner.

Leveraging Desktop Technology

Fabrication lines

- Desktop/settop invests G\$/yr in fabrication facilities
- Can be used to manufacture arbitrary components
- in 0.5µm, \$10M design cost, \$300K tooling charge
- Can integrate DRAM and processing
- IBM/Loral Execube
- o Access can be a problem

Standard instruction sets

- Allow high-end machines to use stock compilers/OSs
- Conservative extensions for communication and synchronization

Applications software

- Binary compatible but not scalable
- Incremental path to parallel software

Leveraging Desktop Technology

Investment in scalable computing technologies are amplified by making use of technology developed by industry for small-scale systems.

custom chip can be designed for about \$10M with tooling costs of about \$300K. As demonstrated by the billions per year in advancing technology and constructing new fabrication facilities. These facilities can recent IBM/Loral Execube project, modern processes can integrate processors and high-density DRAM One of industries largest investments is in semiconductor process technology. Manufacturers invest be used to construct arbitrary components with relatively low design and tooling costs. A typical fullon a single chip.

capacity, it is becoming increasingly difficult to gain access to state of the art fabrication lines for designs One difficulty in leveraging investment in this area is that due to a current shortage in fabrication that do not represent substantial dollar volumes.

investment in stock compilers and utility portions of operating systems can be leveraged by providing a standard instruction set with conservative extensions for fast communication and synchronization. While processors are relatively inexpensive to design, their supporting software is not. The large

machine using all of the memory of the machine but without parallelism. A set of tools is then required to By providing compatibility and shared coherent memory, sequential programs can be run on a parallel An incremental path must be provided for applications programs to be migrated to scalable machines. incrementally expose parallelism, manage placement, and choreograph data movement. With an incremental approach, the amount of effort invested in a code can be tailored to the amount of This page intentionally left blank.

Conclusions: Advanced Architecture

Conclusions

- Communication dominates architecture
- o invest in new technologies for communication, e.g., superconducting and optical interconnect
- uniform bandwidth machines don't scale
- clustered architectures exploit locality
- Desktop/settop market drives fabrication technology but ignores scalability
- o networks of workstations make poor supercomputers
- leverage fabrication technology and software
- Invest in scalability
- o communication technology
- o scalable architecture
- o parallel software

Conclusions

software will be communication rather than processor centric. They will focus on making the best use of Non-uniform scaling of bandwidth, memory, and arithmetic as technology improves makes the optimum machines will be bandwidth, rather than arithmetic, limited and thus their architectures and supporting computing architecture for the year 2010 qualitatively different from contemporary computers. Such the scarce global communication bandwidth.

A prototypical 2010 computer will have non-uniform memory access with a deep bandwidth hierarchy that has a 3200:1 ratio between local and global bandwidth. Such a machine can simulate a uniform memory access machine without loss of performance but can achieve much better performance on programs that can exploit locality.

The prototypical 2010 computer will be cost balanced rather than balanced by a ratio of arithmetic bandwidth to memory capacity.

memory technology and some of the software required for such systems. However, there is a widening Industry, through its focus on small-scale systems, will develop much of the process, processor, and gap in technologies specific to scalable systems that is not being addressed by industry. To enable scalable systems to be developedin a timely manner, investments must be made to close the gap by investing in technologies that complement rather than duplicate work done in industry. In particular investment is needed in:

õ

Concluded)

- High-performance networks and network interfaces to reduce overheads to near physical limits. This includes work on high-speed signalling and synchronization.
- memory, providing a deep bandwidth hierarchy, and supporting software strategies for locality. Architectures that support scalability by tolerating latency, supporting coherent shared
- Parallel software technology that addresses fundamental problems of load balance, task placement, and data placement and migration. Technology is also needed to facilitate incremental migration of sequential codes:to parallel machines.

physical limits so that software efforts can focus on the real problems of locality and latency and This software technology is dependent on (1) and (2) above to reduce overheads to near not on artifical problems of inefficient hardware designs.

technology) will lay the groundwork for providing large-scale computers to meet national needs for the A relatively small investment in these areas (compared to industry's investment in complementary coming decades. This page intentionally left blank.

Director of Space and SDI Programs SAF/AQSC 1060 Air Force Pentagon Washington, DC 20330-1060

Mr. Edward Brown Assistant Director ARPA/SISTO 3701 North Fairfax Drive Arlington, VA 22203

DTIC [2] 8725 John Jay Kingman Road Suite 0944 Fort Belvoir, VA 22060-6218

> CMDR & Program Executive Officer U S Army/CSSD-ZA Strategic Defense Command PO Box 15280 Arlington, VA 22215-0150

Dr H Lee Buchanan, I I I Director ARPA/DSO 3701 North Fairfax Drive Arlington, VA 22203-1714

Senior Scientist and Technical Advisor

Mr John Darrah

Peterson AFB, CO 80914-5001

HQAF SPACOM/CN

Dr Victor Demarines, Jr.
President and Chief Exec Officer
The MITRE Corporation
202 Burlington Road
A210
Bedford, MA 01730-1420

Technology Directorate Office of Naval Research Room 407 800 N. Quincy Street Arlington, VA 20305-1000

Chief Scientist U S Army Strategic Defense Command PO Box 15280 Arlington, VA 22215-0280

Dr Collier

Director

Mr Dan Flynn [5] OSWR Washington, DC 20505

> Dr Albert Brandenstein Chief Scientist Office of Nat'l Drug Control Policy Executive Office of the President Washington, DC 20500

D A R P A Library 3701 North Fairfax Drive Arlington, VA 22209-2308

Naval Warfare Deputy Director The Pentagon, Room 3D1048 OUSD(A&T)/S&TS/NW Washington, DC 20301 Dr Paris Genalis

Dr Lawrence K. Gershwin Washington, DC 20505 NIC/NIO/S&T 7E47, OHB

Washington, DC 20350-2000 The Pentagon, Room 5D660 Office of Naval Intelligence Mr. Thomas H Handel

1820 Dolley Madison Blvd The MITRE Corporation Dr Robert G Henderson **IASON Program Office** McLean, VA 22102 Mailstop W553 Director

Director of Advanced Concepts & Dr William E Howard I I [2] Washington, DC 20301-0103 The Pentagon Room 3E480 Systems Design

Research Triangle NC 27709-2211 4330 South Miami Boulevard U S Army Research Office Dr Gerald J Iafrate PO Box 12211

The MITRE Corporation [5] IASON Library 7525 Colshire Drive McLean, VA 22102 Mail Stop W002

The Pentagon, Room 3E1014 Washington, DC 20301 Department of Defense Dr Anita Jones DOD, DDR&E

Los Alamos National Laboratory Los Alamos, NM 87545 Mr. O' Dean P. Judd Mailstop F650

Office of Naval Research 800 North Quincy Street Arlington, VA 22217 Dr Bobby R Junker Code 111

Office of Research and Development Washington, DC 20505 809 Ames Building Dr Ken Kress

Lt Gen, Howard W. Leaf, (Retired) Director, Test and Evaluation Washington, DC 20330-1650 1650 Air Force Pentagon HQ USAF/TE

DISTRIBUTION LIST

Mr. Larry Lynn Director ARPA/DIRO 3701 North Fairfax Drive Arlington, VA 22203-1714 Dr. John Lyons Director of Corporate Laboratory US Army Laboratory Command 2800 Powder Mill Road Adelphi, MD 20783-1145 Col Ed Mahen DARPA/DIRO 3701 North Fairfax Drive Arlington, VA 22203-1714

Dr. Arthur Manfredi OSWR Washington, DC 20505

Mr James J Mattice Deputy Asst Secretary (Research & Engineering), SAF/AQ Pentagon, Room 4D-977 Washington, DC 20330-1000

Dr George Mayer Office of Director of Defense Reserach and Engineering Pentagon, Room 3D375 Washington, DC 20301-3030

Dr Bill Murphy ORD Washington, DC 20505 Mr Ronald Murphy DARPA/ASTO 3701 North Fairfax Drive Arlington, VA 22203-1714 Dr Julian C Nall Institute for Defense Analyses 1801 North Beauregard Street Alexandria, VA 22311

Dr Ari Patrinos Director Environmental Sciences Division ER74/GTN US Department of Energy Washington, DC 20585

Dr Bruce Pierce USD(A)D S The Pentagon, Room 3D136 Washington, DC 20301-3090 Mr John Rausch [2] Division Head 06 Department NAVOPINTCEN 4301 Suitland Road Washington, DC 20390

Records Resource The MITRE Corporation Mailstop W115 1820 Dolley Madison Blvd McLean, VA 22102

DISTRIBUTION LIST

Dr Victor H Reis US Department of Energy DP-1, Room 4A019 1000 Independence Ave, SW Washington, DC 20585

Dr Fred E Saalfeld Director Office of Naval Research 800 North Quincy Street Arlington, VA 22217-5000

Dr Dan Schuresko O/DDS&T Washington, DC 20505 Dr John Schuster Technical Director of Submarine and SSBN Security Program Department of the Navy OP-02T The Pentagon Room 4D534 Washington, DC 20350-2000

Dr Michael A Stroscio US Army Research Office P. O. Box 12211 Research Triangle NC 27709-2211

Superintendent Code 1424 Attn Documents Librarian Naval Postgraduate School Monterey, CA 93943 Ambassador James Sweeney Chief Science Advisor USACDA 320 21st Street NW Washington, DC 20451

Dr George W Ullrich [3] Deputy Director Defense Nuclear Agency 6801 Telegraph Road Alexandria, VA 22310

Dr Walter N Warnick [25]
Deputy Director
Office of Planning & Analysis, ER-5.1
Office of Energy Research
U S Department of Energy
Germantown, MD 2074

Dr Edward C Whitman Dep Assistant Secretary of the Navy C3I Electronic Warfare & Space Department of the Navy The Pentagon 4D745 Washington, DC 20350-5000